Mar.2024



# SCB13H8G162DF

8Gbit DDR3L SDRAM EU RoHS Compliant Products

**Data Sheet** 

Rev. B



#### **Revision History**

Revision history						
Date         Revision         Subjects (major changes since last revision)						
2024-01	А	First version release				
2024-03	4-03 B Change storage temperature					

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: info@unisemicon.com



Conter	nts	3
1	Feature	4
1.1	Product List	4
1.2	Address Table	4
2	Package Information	5
2.1	96-Ball Fine Pitch Ball Grid Array Outline	5
3	Configuration	6
3.1	96-Ball FBGA (x16)	6
4	Basic Functionality	9
4.1	RESET and Initialization Procedure	9
	4.1.1 Power-up and Initialization Sequence	9
5	AC and DC Input Levels for Single-Ended Signals	
5.1	AC and DC Logic Input Levels for Differential Signals	
	5.1.1 Differential signals definition	22
	5.1.2 Differential swing requirement for clock (CK – CK) and strobe (DQS - DQS)	22
	5.1.3 Single-ended requirements for differential signals	
5.2	Differential Input Cross Point Voltage	
	5.2.1 Slew Rate Definitions for Differential Input Signals	
	5.2.2 Single-ended AC & DC Output Levels	
	5.2.3 Differential AC & DC Output Levels	
	5.2.4 Single-ended Output Slew Rate	
	5.2.5 Differential Output Slew Rate	
6	Reference Load for AC Timing and Output Slew Rate	
6.1	Overshoot and Undershoot Specification	
7	IDD Specification	
8	AC Characteristics	



- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipe-lined architecture
- Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver
- · DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
- Differential clock inputs (CK and CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data

#### **Product List** 1.1

- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
- Dynamic ODT
- Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT range: Normal/extended
- Programmable Output driver impedance control

Table 1 shows all possible products within the 8Gbit DDR3L SDRAM component generation. Availability depends on application needs.

UnilC Part Number	Max.Clock frequency			Package						
Commercial Temperature Range(0°C ~ +95°C)										
SCB13H8G162DF-13K	800MHz	11-11-11	DDR3L-1600K	PG-FBGA-96						
SCB13H8G162DF-11M	933MHz	13-13-13	DDR3L-1866K	PG-FBGA-96						
Industrial Temperature Range(-40°C ~ +95°C)										
SCB13H8G162DF-13KI	800MHz	11-11-11	DDR3L-1600K	PG-FBGA-96						
SCB13H8G162DF-11MI	933MHz	13-13-13	DDR3L-1866K	PG-FBGA-96						

#### Table 1 - Ordering Information for 8Gbit DDR3L Components

#### Address Table 1.2


#### Table 2 - Address Table

Configuration	512Mb x 16
# of Bank	8
Bank address	BA0 ~ BA2
Auto precharge	A10/AP
Row Address	A0 ~ A15
Column Address	A0 ~ A9
BC switch on the fly	A12/BC
Page size	2 KB



# 2 Package Information

# 2.1 96-Ball Fine Pitch Ball Grid Array Outline



NOTE: All Dimensions Are In Millimeters.



## 3.1 96-Ball FBGA (x16)

	1	2	3	4
	-		[	1
Α	V <sub>DDQ</sub>	DQU5	DQU7	
В	V <sub>SSQ</sub>	V <sub>DD</sub>	V <sub>ss</sub>	
С	VDDQ	DQU3	DQU1	
D	V <sub>SSQ</sub>	VDDQ	DMU	
Е	V <sub>SS</sub>	V <sub>SSQ</sub>	DQL0	
F	VDDQ	DQL2	DQSL	
G	V <sub>SSQ</sub>	DQL6	DQSL	
Н	VREFDQ	VDDQ	DQL4	
J	NC	Vss	RAS	
К	ODT	V <sub>DD</sub>	CAS	
L	NC	CS	WE	
Μ	V <sub>SS</sub>	BA0	BA2	
Ν	V <sub>DD</sub>	AЗ	<b>A</b> 0	
Ρ	V <sub>SS</sub>	A5	A2	
R	V <sub>DD</sub>	A7	<b>A</b> 9	
Т	V <sub>ss</sub>	RESET	A13	

5

А

В С

D

Е F G Η J Κ L

Ν Р R Т


6 7 8 9 DQU4  $V_{SS}$ А  $V_{DDQ}$ DQSU DQU6 В Vssq С DQSU DQU2 VDDQ DQU0  $V_{SSQ}$  $V_{\text{DD}}$ D Е DML  $V_{SSQ}$ VDDQ DQL1 DQL3 F  $V_{\text{SSQ}}$ G  $V_{\text{DD}}$  $V_{\text{SS}}$  $V_{\text{SSQ}}$ DQL7 DQL5 VDDQ Н CK NC J  $V_{SS}$ СК  $V_{\text{DD}}$ CKE Κ A10/AP ZQ NC L A15  $V_{SS}$ Μ VREFCA A12/BC BA1  $V_{\text{DD}}$ Ν  $V_{\text{SS}}$ Ρ A1 **A**4 R A11 **A**6  $V_{\text{DD}}$ A14 Т **A**8  $V_{SS}$ 

Ball Location (x16)

- Populated ball ۲
- + Ball not populated

Top view

(See the balls through the package)






#### Table 3 – Signal pin Description

Pin	Туре	Function
		<b>Clock:</b> CK and $\overline{CK}$ are differential clock inputs. All address and control input signals are sampled on
CK, CK	Input	the crossing of the positive edge of CK and negative edge of $\overline{CK}$ . Output (read) data is referenced to the crossings of CK and $\overline{CK}$
СКЕ	Input	<b>Clock Enable:</b> CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After V <sub>REFCA</sub> has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power- down.
		Input buffers, excluding CKE, are disabled during Self -Refresh.
CS	Input	<b>Chip Select:</b> All commands are masked when $\overline{CS}$ is registered HIGH. CS provides for external Rank selection on systems with multiple Ranks. $\overline{CS}$ is considered part of the command code.
ODT	Input	<b>On Die Termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQSU, DQSU, DQSL, DQSL, DMU and DML The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable RTT.
RAS, CAS,	Input	<b>Command Inputs:</b> $\overrightarrow{RAS}$ , $\overrightarrow{CAS}$ and $\overrightarrow{WE}$ (along with $\overrightarrow{CS}$ ) define the command being entered.
DMU, DML	Input	<b>Input Data Mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2	Input	<b>Bank Address Inputs:</b> BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A15	Input	<b>Address Inputs:</b> Provided the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below) The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per-formed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: No Autoprecharge) A10 is sampled during a Precharge command to determine whether the Pre- charge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged the bank is selected by bank addresses.
A12 / BC	Input	<b>Burst Chop:</b> A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be per-formed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details.
RESET	Input	Active Low Asynchronous Reset: Reset is active when $\overrightarrow{\text{RESET}}$ is LOW, and inactive when $\overrightarrow{\text{RESET}}$ is HIGH. $\overrightarrow{\text{RESET}}$ must be HIGH during normal operation. $\overrightarrow{\text{RESET}}$ is a CMOS rail to rail signal with DC high and low at 80% and 20% of V <sub>DD</sub> , i.e. 1.20V for DC high and 0.30V for DC low.
DQU, DQL,DQSU,	loout/	<b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data
	Input/ Output	on DQU0-DQU7. The data strobe DQSL and DQSU are paired with differential signals DQSL and
DQSU,DQSL,		DQSU, respectively, toprovide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
NC		No Connect: No internal electrical connection is present.
V <sub>DDQ</sub>	Supply	DQ power supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation
V <sub>SSQ</sub>	Supply	DQ Ground
V <sub>DD</sub>	Supply	Power Supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation.
V <sub>ss</sub>	Supply	Ground
VREFDQ	Supply	Reference Voltage for DQ
	Supply	Reference Voltage for CA
$V_{REFCA}$		





PDX = Power-down exit

PRE = PRECHARGE

RESET = START RESET PROCEDURE SRE = Self refresh entry

WRITE AP = WRAP, WRAPS4, WRAPS8 ZQCS = ZQ SHORT CALIBRATION

# 4 Basic Functionality

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of four or eight in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A15 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10/AP), and the select BC4 or BL8 mode "on the fly" (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

# 4.1 **RESET** and Initialization Procedure

#### 4.1.1 Power-up and Initialization Sequence

The following sequence is required for POWER UP and Initialization.

1.Apply power and attempt to maintain RESET below 0.2 x V<sub>DD</sub> (all other inputs may be undefined). RESET needs to be

maintained for minimum 200 $\mu$ s with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min time 10ns). The power voltage ramp time between 300mV to V<sub>DD</sub> min must be no longer than 200ms; and during the ramp, V<sub>DD</sub> > V<sub>DDQ</sub> and V<sub>DD</sub> - V<sub>DDQ</sub> < 0.3 volts.

- $V_{\text{DD}}$  and  $V_{\text{DDQ}}$  are driven from a single power converter output, AND
- The voltage levels on all pins other than V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSQ</sub> must be less than or equal to V<sub>DDQ</sub> and V<sub>DD</sub> on one side and must be larger than or equal to V<sub>SSQ</sub> and V<sub>SS</sub> on the other side. In addition, V<sub>TT</sub> is limited to 0.95V max once power ramp is finished, AND
- VREF tracks VDDQ/2.

or


- Apply  $V_{\text{DD}}$  without any slope reversal before or at the same time as  $V_{\text{DDQ}}.$
- Apply  $V_{\text{DDQ}}$  without any slope reversal before or at the same time as  $V_{\text{TT}}\,\&\,V_{\text{REF}}.$
- The voltage levels on all pins other than  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
- 2.After RESET is de-asserted, wait for another 500us until CKE becomes active. During this time, the DRAM will start internal initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK ) need to be started and stabilized for at least 10ns or  $5t_{CK}$  (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding setup time to clock ( $t_{IS}$ ) must be met. Also a NOP or Deselect command must be registered (with  $t_{IS}$  set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequences finished, including expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ .
- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until t<sub>Is</sub> before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT\_NOM is to be enabled in MR1 and the on-die termination is required to remain in the high impedance state, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of t<sub>DLLK</sub> and t<sub>ZQInit</sub>.
- 5. After CKE is registered high, wait minimum of Reset CKE Exit time, t<sub>XPR</sub>, before issuing the first MRS command to load mode register. (t<sub>XPR</sub>=Max(t<sub>XS</sub>, 5t<sub>CK</sub>)]
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2,



"High" to BA0 and BA1.)

- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1-BA2)
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both  $t_{DLLK}$  and  $t_{ZQ}$  init completed.
- 12. The DDR3 SDRAM is now ready for normal operation.

#### Figure 2 Voltage Ramp and Device Initialization



NOTE 1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands

Reset and Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.


- 1. Assert RESET below 0.2 x VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be
- maintained for minimum 100ns. CKE is pulled low before RESET being de-asserted (minimum time 10ns). 2.Follow Power-Up initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.

#### Mode Register MR0

The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS, RAS, CAS, WE, BA0, BA1 and BA2, while controlling the states of address pins according to the table below.



#### Data Sheet SCB13H8G162DF 8Gbit DDR3 SDRAM



\*1: BA2 and A13-A15 are reserved for future use and must be programmed to 0 during MRS.

\*2: WR(write recovery for autoprecharge)min in clock cycles is calculated by dividing twR(in ns) by tck(in ns) and rounding up to the next integer:


WRmin[cycles] = Roundup(twR[ns]/tck[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin The programmed WR value is used with tRP to determine tDAL.

#### Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable, TDQS enable and Qoff.

The Mode Register 1 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA0, low on BA1 and BA2, while controlling the states of address pins according to the table below.






\*1: BA2, A8, A10, A13-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.



#### Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and CAS write latency (CWL). The Mode Register 2 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA1, low on BA0 and BA2, while controlling the states of address pins according to the table below.




\*1: BA2, A8, A11-A15 are RFU and must be programmed to 0 during MRS.

\*2: The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled. During write leveling, Dynamic ODT is not available.



#### Mode Register MR3

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on CS BA1 and BA0, and low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , Hign on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



\*1: BA2, A3-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.

\*2: The predefined pattern will be used for read synchronization.

\*3: When MPR control is set for normal operation, MP3 A[2] = 0, MR3 A[1:0] will be ignored.

#### Burst Length (MR0)

Read and write accesses to the DDR3 are burst oriented, with the burst length being programmable, as shown in the figure MR0 Programming. The burst length determines the maximum number of column locations that can be accessed for a given read or write command. Burst length options include fixed BC4, fixed BL8, and on the fly which allows BC4 or BL8 to

be selected coincident with the registration of a read on write command Via A12 (BC). Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

#### **Burst Chop**

In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for  $t_{WR}$  and  $t_{WTR}$  will be pulled in by two clocks. In case of burst length

being selected on the fly via A12( $\overline{BC}$ ), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for twR and twTR will not be pulled in by two clocks.

#### Burst Type (MR0)

#### Table 4 - Burst Length and Sequence

Burst length	Operation	Starting address (A2, A1, A0)	Sequential addressing (decimal)	Interleave addressing (decimal)
		000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T
	READ	011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T
4 (Burst chop)	READ	100	4, 5, 6, 7, T, T, T, T	cimal)(decimal) $2, 3, T, T, T, T$ $0, 1, 2, 3, T, T, T, T$ $3, 0, T, T, T, T$ $1, 0, 3, 2, T, T, T, T$ $0, 1, T, T, T, T$ $2, 3, 0, 1, T, T, T, T$ $0, 1, T, T, T, T$ $2, 3, 0, 1, T, T, T, T$ $0, 1, T, T, T, T$ $2, 3, 0, 1, T, T, T, T$ $1, 2, T, T, T, T$ $3, 2, 1, 0, T, T, T, T$ $1, 2, T, T, T, T$ $3, 2, 1, 0, T, T, T, T$ $6, 7, T, T, T, T$ $4, 5, 6, 7, T, T, T, T$ $7, 4, T, T, T, T$ $5, 4, 7, 6, T, T, T, T$ $7, 4, T, T, T, T$ $6, 7, 4, 5, T, T, T, T$ $5, 6, T, T, T, T$ $7, 6, 5, 4, T, T, T, T$ $2, 3, X, X, X, X$ $0, 1, 2, 3, X, X, X, X$ $6, 7, X, X, X, X$ $4, 5, 6, 7, X, X, X, X$ $2, 3, 4, 5, 6, 7$ $0, 1, 2, 3, 4, 5, 6, 7$ $3, 0, 5, 6, 7, 4$ $1, 0, 3, 2, 5, 4, 7, 6$ $0, 1, 6, 7, 4, 5$ $2, 3, 0, 1, 6, 7, 4, 5$ $1, 2, 7, 4, 5, 6$ $3, 2, 1, 0, 7, 6, 5, 4$ $6, 7, 0, 1, 2, 3$ $4, 5, 6, 7, 0, 1, 2, 3$ $7, 4, 1, 2, 3, 0$ $5, 4, 7, 6, 1, 0, 3, 2$ $4, 5, 2, 3, 0, 1$ $6, 7, 4, 5, 2, 3, 0, 1$ $5, 6, 3, 0, 1, 2$ $7, 6, 5, 4, 3, 2, 1, 0$
4 (Buist chop)		101	5, 6, 7, 4, T, T, T, T	
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T
		A0)           A0)           000           001           010           011           100           101	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X
		000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
8 READ READ READ 001 001 010 010 011 01 011 100 101 101	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4		
8	READ	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7



Remark: T: Output driver for data and strobes are in high impedance.

- V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.
- X: Don't Care.
- Notes: 1. Page length is a function of I/O organization and column addressing
  - 2. 0...7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.

#### Table 5 - Command Truth Table

- (a) Note 1,2,3,4 apply to the entire Command truth table
- (b) Note 5 applies to all Read/Write commands.

[BA=Bank Address, RA=Row Address, CA=Column Address, BC=Burst Chop, X=Don't care, V=Valid]

Function	Abbreviatio n	CH Previous	1	cs	RAS	CAS	WE	BA0 - BA2	A13 - A15	Aj2	A10 / AP	A0 - A9,A11	Notes	
		Cycle	Cycle					DAL	- 415	BC		- 73,711		
Mode Register Set	MRS	н	Н	L	L	L	L	BA		OP	Code			
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V		
Self Refresh Entry	SRE	н	L	L	L	L	Н	V	V	V	V	V	7,9,12	
	0.07			н	Х	Х	Х	Х	Х	Х	Х	Х	7,8,9,1	
Self Refresh Exit	SRX	L	Н	L	н	н	Н	V	V	V	V	V	2	
Single Bank Precharge	PRE	Н	н	L	L	Н	L	BA	V	V	L	V		
Precharge all Banks	PREA	Н	н	L	L	Н	L	V	V	V	Н	V		
Bank Activate	ACT	Н	Н	L	L	Н	Н	BA	R	low Ad	dress (	RA)		
Write (Fixed BL8 or BL4)	WR	н	н	L	н	L	L	BA	RFU	V	L	CA		
Write (BL4, on the Fly)	WRS4	н	Н	L	н	L	L	BA	RFU	L	L	CA		
Write (BL8, on the Fly)	WRS8	Н	н	L	Н	L	L	BA	RFU	Н	L	CA		
Write with Auto Precharge (Fixed	WRA	н	н	L	н	L	L	ВА	RFU	V	н	СА		
Write with Auto Precharge (BL4, on	WRAS4	н	н	L	н	L	L	BA	RFU	L	Н	СА		
Write with Auto Precharge (BL8, on	WRAS8	н	н	L	н	L	L	BA	RFU	н	н	СА		
Read (Fixed BL8 or	RD	Н	Н	L	Н	L	Н	BA	RFU	V	L	CA		
Read (BL4, on the Fly)	RDS4	н	Н	L	Н	L	Н	BA	RFU	L	L	CA		
Read (BL8, on the Fly)	RDS8	Н	Н	L	н	L	Н	BA	RFU	Н	L	CA		
Read with Auto Precharge (Fixed	RDA	Н	н	L	н	L	н	BA	RFU	V	н	СА		
Read with Auto Precharge (BL4, on	RDAS4	н	н	L	н	L	н	BA	RFU	L	н	CA		
Read with Auto Precharge (BL8, on	RDAS8	н	н	L	н	L	н	BA	RFU	Н	н	СА		
No Operation	NOP	н	Н	L	Н	Н	Н	V	V	V	V	V	10	
Device Deselected	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	11	
ZQ calibration Long	ZQCL	Н	н	L	Н	н	L	Х	Х	Х	Н	Х		
ZQ calibration Short	ZQCS	Н	н	L	Н	Н	L	Х	Х	Х	L	Х		
Power Down Entry				L	Н	Н	Н	V	V	V	V	V	6,12	
-	PDE	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	Х		
Power Down Exit	PDX	L	н	L	Н	Н	Н	V	V	V	V	V	6,12	
	PDX	PDX			Н	Х	Х	Х	Х	Х	Х	Х	Х	



Notes:

1. All DDR3 SDRAM commands are defined by states of CS, RAS, CAS, WE and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependant.

2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.

- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- 5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS.
- 6. The Power Down Mode does not perform any refresh operations.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self refresh exit is asynchronous.
- 9. VREF(Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
- 10. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as a No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition.

#### Table 6 - CKE Truth Table

(a) Note 1~7 apply to the entire Command truth table

(b) CKE low is allowed only if tMRD and tMOD are satisfied

	Cł	KE	Command (N) 3		Notes	
Current State 2	Previous Cycle 1 (N-1)	Current Cycle 1 (N)	RAS, CAS, WE, CS	Action (N) 3		
Power Down	L	L	Х	Maintain Power-Down	14, 15	
Power Down	L	Н	DESELECT or NOP	Power Down Exit	11, 14	
Calf Dafaaah	L	L	Х	Maintain Self Refresh	15, 16	
Self Refresh	L	Н	DESELECT or NOP	Self Refresh Exit	8, 12, 16	
Bank(s) Active	н	L	DESELECT or NOP	Active Power Down Entry	11, 13, 14	
Reading	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Writing	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Precharging	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Refreshing	Н	L	DESELECT or NOP	Precharge Power Down Entry	11	
	Н	L	DESELECT or NOP Precharge Power Down Er		11,13, 14, 18	
All Banks Idle	Н	L	REFRESH	Self Refresh Entry	9, 13, 18	
F	For more details with	n all signals See "C	command Truth Table," on p	revious page	10	

Notes:

- 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N–1) was the state of CKE at the previous clock edge.
- 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
- 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 6. CKE must be registered with the same value on tckemin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tckemin clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIs + tckemin + tIH.
- 7. DESELECT and NOP are defined in the Command truth table.
- 8. On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the txs period. Read or ODT commands may be issued only after txspLL is satisfied.
- 9. Self Refresh mode can only be entered from the All Banks Idle state.



- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
- 12. Valid commands for Self Refresh Exit are NOP and DESELECT only.
- 13. Self Refresh can not be entered while Read or Write operations. See 'Self-Refresh Operation' and 'Power-Down Modes' on later section for a detailed list of restrictions.
- 14. The Power Down does not perform any refresh operations.
- 15. "X" means "don't care (including floating around VREF)" in Self Refresh and Power Down. It also applies to Address pins
- 16. VREF (Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power Down is entered, otherwise Active Power Down is entered
- 18. 'Idle state' means that all banks are closed (tRP,tDAL,etc. satisfied) and CKE is high and all timings from previous operations are satisfied(tMRD,tMOD,tRFC,tZQinit,tZQoper,tZQCS,etc)as well as all SRF exit and Power Down exit parameters are satisfied (txs,txP,tXPDLL,etc).

#### Table 7 - Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Voltage on $V_{\text{DD}}$ pin relative to $V_{\text{SS}}$	-0.4 ~ 1.975	V	1,3
V <sub>DDQ</sub>	Voltage on $V_{\text{DDQ}}$ pin relative to $V_{\text{SS}}$	-0.4 ~ 1.975	V	1,3
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to $V_{SS}$	-0.4 ~ 1.975	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	1,2

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

#### **Table 8 - Operating Temperature Condition**

Symbol	Parameter		Rating		Notes
			Max	Unit	NOLES
Tcase	Case operating temperature for commercial temperature product	0	95	°C	1,2,3
Tcase	Case operating temperature for industrial temperature product	-40	95	°C	1,2,3

Notes:

1. Operating temperature is the case surface temperature on the center/top side of the DRAM.

- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation this temperature range must be maintained under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85° C and +95° C case temperature. Full specifications are guaranteed in this range, but the following additional conditions applies:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9µs. (This double refresh requirement may not apply for some devices.)
- b) If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).



**Table 9 - Recommended DC Operating Conditions** 

Symbol	Parameter	Operation		Rating	Units	Notes	
Symbol	Farameter	Voltage	Min	Тур	Max	Units	Notes
		1.35	1.283	1.35	1.45	V	1,2,3
V <sub>DD</sub>	Supply voltage	1.5	1.425	1.5	1.575	V	1,2,3
		1.35	1.283	1.35	1.45	V	1,2,3
$V_{DDQ}$	Supply voltage for Output	1.5	1.425	1.5	1.575	V	1,2,3

Notes:

1. Under all conditions  $\mathsf{V}_\mathsf{DDQ}$  must be less than or equal to  $\mathsf{V}_\mathsf{DD}.$ 

2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

3. VDD and VDDQ rating are determined by operation voltage.

# 5 AC and DC Input Levels for Single-Ended Signals

#### Table 10 - Single-Ended AC and DC Input Levels for Command and Address (1.35V)

Symbol	Parameter	Min	Мах	Units	Notes
V <sub>IHCA</sub> (DC90)	DC input logic high	V <sub>REF</sub> + 0.090	V <sub>DD</sub>	V	1,5(a)
V <sub>ILCA</sub> (DC90)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.090	V	1,6(a)
V <sub>IHCA</sub> (AC160)	AC input logic high DDR3L-1600, 1333	V <sub>REF</sub> + 0.160	-	V	1,2
	DDR3L-1866	-	-		
V <sub>ILCA</sub> (AC160)	AC input logic low DDR3L-1600, 1333	-	V <sub>REF</sub> - 0.160	V	1,2
	DDR3L-1866	-	-		
V <sub>IHCA</sub> (AC135)	AC input logic high DDR3L-1600, 1333	V <sub>REF</sub> + 0.135	-	V	1,2
	DDR3L-1866	-	-		
V <sub>ILCA</sub> (AC135)	AC input logic low DDR3L-1600, 1333	-	V <sub>REF</sub> - 0.135	V	1,2
,	DDR3L-1866	-	-		
V <sub>IHCA</sub> (AC125)	AC input logic high DDR3L-1600, 1333	-	-	V	1,2
	DDR3L-1866	V <sub>REF</sub> + 0.125	-		
V <sub>ILCA</sub> (AC125)	AC input logic low DDR3L-1600, 1333	-	-	v	1,2
····· ,	DDR3L-1866	-	V <sub>REF</sub> - 0.125		
V <sub>REFCA</sub> (DC)	Reference voltage for ADD, CMD inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4



Symbol	Parameter	Min	Мах	Units	Notes
V <sub>IHCA</sub> (DC100)	DC input logic high	V <sub>REF</sub> + 0.100	V <sub>DD</sub>	V	1, 5(b)
V <sub>ILCA</sub> (DC100)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.100	V	1, 6(b)
V <sub>IHCA</sub> (AC175)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.175	-	V	1,2,7
	DDR3-1866	-	-		
V <sub>ILCA</sub> (AC175)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.175	V	1,2,8
	DDR3-1866	-	-		
V <sub>IHCA</sub> (AC150)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.150	-	- v	1,2,7
	DDR3-1866	-	-	v	1,2,1
V <sub>ILCA</sub> (AC150)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.150	V	1,2,8
	DDR3-1866	-	-		
V <sub>IHCA</sub> (AC135)	AC input logic high DDR3-1600, 1333	-	-	v	1,2
	DDR3-1866	V <sub>REF</sub> + 0.135	-		
V <sub>ILCA</sub> (AC135)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	-	V <sub>REF</sub> - 0.135		
V <sub>IHCA</sub> (AC125)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
. ,	DDR3-1866	V <sub>REF</sub> + 0.125	-		
V <sub>ILCA</sub> (AC125)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	-	V <sub>REF</sub> - 0.125		
V <sub>REFCA</sub> (DC)	Reference voltage for ADD, CMD inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4

Notes:

- 1. For input only pins except **RESET**: VREF = VREFCA (DC).
- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on VREF may not allow VREF to deviate from VREFCA (DC) by more than  $\pm$  1% VDD (for reference: approx.  $\pm$  15 mV).
- 4. For reference: approx. VDD/2  $\pm 15$  mV.
- 5. VIH(dc) is used as a simplified symbol for VIH.CA(a) 1.35V : DC90, b) 1.5V : DC100)
- 6. VIL(dc) is used as a simplified symbol for VIL.CA(a) 1.35V : DC90, b) 1.5V : DC100)
- 7. VIH(ac) is used as a simplified symbol for VIH.CA(AC175) and VIH.CA(AC150); VIH.CA(AC175) value is used when VREF + 175mV is referenced and VIH.CA(AC150) value is used when VREF + 150mV is referenced.
- 8. VIL(ac) is used as a simplified symbol for VIL.CA(AC175) and VIL.CA(AC150); VIL.CA(AC175) value is used when VREF 175mV is referenced and VIL.CA(AC150) value is used when VREF 150mV is referenced.



#### Table 12 - Single-Ended AC and DC Input Levels for DQ and DM (1.35V)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IHDQ</sub> (DC90)	DC input logic high	V <sub>REF</sub> + 0.090	V <sub>DD</sub>	V	1,5(a)
V <sub>ILDQ</sub> (DC90)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.090	V	1,6(a)
V <sub>IHDQ</sub> (AC160)	DDR3L-1866, 1600, 1333	-	-	V	1,2
V <sub>ILDQ</sub> (AC160)	AC input logic low DDR3L- 1866, 1600, 1333	-	-	V	1,2
V <sub>IHDQ</sub> (AC135)	AC input logic high DDR3L- 1866, 1600, 1333	V <sub>REF</sub> + 0.135	-	V	1,2
V <sub>ILDQ</sub> (AC135)	AC input logic low DDR3L- 1866, 1600, 1333	-	V <sub>REF</sub> - 0.135	V	1,2
V <sub>IHDQ</sub> (AC130)	AC input logic high DDR3L-1600, 1333	-	-	V	1,2
	DDR3L-1866	V <sub>REF</sub> + 0.130	-		
V <sub>ILDQ</sub> (AC130)	AC input logic low DDR3L-1600, 1333	-	-	V	1,2
	DDRL-1866	-	V <sub>REF</sub> - 0.130		
V <sub>REFDQ</sub> (DC)	Reference voltage for DQ, DM inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4

#### Table 13- Single-Ended AC and DC Input Levels for DQ and DM (1.35V)

Symbol	Parameter	Min	Мах	Units	Notes
V <sub>IHCA</sub> (DC100)	DC input logic high	V <sub>REF</sub> + 0.100	V <sub>DD</sub>	V	1, 5(b)
V <sub>ILCA</sub> (DC100)	DC input logic low	V <sub>SS</sub>	V <sub>REF</sub> - 0.100	V	1, 6(b)
V <sub>IHCA</sub> (AC175)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.175	-	V	1,2,7
	DDR3-1866	-	-		
V <sub>ILCA</sub> (AC175)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.175	V	1,2,8
	DDR3-1866	-	-		
V <sub>IHCA</sub> (AC150)	AC input logic high DDR3-1600, 1333	V <sub>REF</sub> + 0.150	-	V	1,2,7
	DDR3-1866	-	-		
V <sub>ILCA</sub> (AC150)	AC input logic low DDR3-1600, 1333	-	V <sub>REF</sub> - 0.150	V	1,2,8
,	DDR3-1866	-	-		
V <sub>IHCA</sub> (AC135)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	V <sub>REF</sub> + 0.135	-		
V <sub>ILCA</sub> (AC135)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	-	V <sub>REF</sub> - 0.135		
V <sub>IHCA</sub> (AC125)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	V <sub>REF</sub> + 0.125	-		
V <sub>ILCA</sub> (AC125)	AC input logic low DDR3-1600, 1333	-		V	1,2
	DDR3-1866	-	V <sub>REF</sub> - 0.125		
V <sub>REFCA</sub> (DC)	Reference voltage for ADD, CMD inputs	0.49 * V <sub>DD</sub>	0.51 * V <sub>DD</sub>	V	3,4



#### Data Sheet SCB13H8G162DF 8Gbit DDR3 SDRAM

#### Notes:

- 1. For DQ and DM: VREF = VREFDQ (DC).
- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on VREF may not allow VREF to deviate from VREFDQ (DC) by more than ±1% VDD (for reference: approx. ±15 mV).
- 4. For reference: approx. VDD/2  $\pm 15$  mV.
- 5. VIH(dc) is used as a simplified symbol for VIH.DQ(a) 1.35V : DC90, b) 1.5V : DC100)
- 6. VIL(dc) is used as a simplified symbol for VIL.DQ(a) 1.35V : DC90, b) 1.5V : DC100)
- 7. VIH(ac) is used as a simplified symbol for VIH.DQ(AC175), VIH.DQ(AC150) ; VIH.DQ(AC175) value is used when VREF + 175mV is referenced, VIH.DQ(AC150) value is used when VREF + 150mV is referenced.
- 8. VIL(ac) is used as a simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150) ; VIL.DQ(AC175) value is used when VREF 175mV is referenced, VIL.DQ(AC150) value is used when VREF 150mV is referenced.

#### **VREF Tolerances**


The dc-tolerance limits and ac-noise limits for the reference voltages VREFCA and VREFDQ are illustrate in figure VREF(DC) tolerance and VREF AC-Noise limits.

It shows a valid reference voltage VREF(t) as a function of time. (VREF stands for VREFCA and VREFDQ likewise).

VREF(DC) is the linear average of VREF(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table of "Single-

Ended AC and DC Input Levels for Command and Address". Furthermore VREF(t) may temporarily deviate from VREF(DC) by no more than +/- 1% VDD.

#### Figure 3 - VREF(DC) tolerance and VREF AC-Noise limits



The voltage levels for setup and hold time measurements V<sub>IH</sub>(AC), V<sub>IH</sub>(DC), V<sub>IL</sub>(AC) and V<sub>IL</sub>(DC) are dependent on V<sub>REF</sub>. "V<sub>REF</sub>" shall be understood as V<sub>REF</sub>(DC), as defined in figure above, V<sub>REF</sub>(DC) tolerance and V<sub>REF</sub> AC- Noise limits.

This clarifies, that DC-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF}(DC)$ deviations from the optimum position within the dataeye of the input signals.


This also clarifies that the DRAM setup/hold specification and derating values need to include time and volt- age associated with  $V_{REF}$  AC-noise. Timing and voltage effects due to AC-noise on  $V_{REF}$  up to the specified limit (+/- 1% of  $V_{DD}$ ) are included in DRAM timings and their associated deratings.



# 5.1 AC and DC Logic Input Levels for Differential Signals

#### 5.1.1 Differential signals definition

#### Figure 4 - Definition of differential ac-swing and "time above ac level" Tdvac



#### 5.1.2 Differential swing requirement for clock (CK – CK)and strobe (DQS - DQS)

Symbol	Parameter	Min	Мах	Units	Notes
V <sub>IHdiff</sub>	Differential input high	+0.18	NOTE 3	V	1
VILdiff	Differential input low	NOTE 3	-0.18	V	1
V <sub>IHdiff</sub> (AC)	Differential input high AC	2 x (V <sub>IH</sub> (AC) - V <sub>REF</sub> )	NOTE 3	V	2
V <sub>ILdiff</sub> (AC)	Differential input low AC	NOTE 3	2 x (V <sub>IL</sub> (AC) - V <sub>REF</sub> )	V	2

#### Table 14 - Differential AC and DC Input Levels (1.35V)

#### Table 15 - Differential AC and DC Input Levels (1.5V)

Symbol	Parameter	Min	Мах	Units	Notes
V <sub>IHdiff</sub>	Differential input high	+0.2	NOTE 3	V	1
V <sub>ILdiff</sub>	Differential input low	NOTE 3	-0.2	V	1
V <sub>IHdiff</sub> (AC)	Differential input high AC	2 x (V <sub>IH</sub> (AC) - V <sub>REF</sub> ) NOTE 3		V	2
V <sub>ILdiff</sub> (AC)	Differential input low AC	NOTE 3	2 x (V <sub>IL</sub> (AC) - V <sub>REF</sub> )	V	2

Notes:

1. Used to define a differential signal slew-rate.

- 2. for CK CK use VIH/VIL(AC) of address/command and VREFCA; for strobes (DQS, DQS) use VIH/VIL(AC) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined, however the single-ended signals CK, CK, DQS, DQS need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specification".

#### 5.1.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, TK, DQS) has also to comply with certain requirements for




single-ended signals.

CK and  $\overline{CK}$  have to approximately reach V<sub>SEH</sub> min / V<sub>SEL</sub> max [ approximately equal to the AC-levels ( V<sub>H</sub>(AC) / V<sub>L</sub>(AC) ) for Address/command signals ] in every half-cycle.

DQS,  $\overline{DQS}$  have to reach V<sub>SEH</sub> min / V<sub>SEL</sub> max [ approximately the ac-levels ( V<sub>IH</sub>(AC) / V<sub>IL</sub>(AC) ) for DQ signals ] in every half-cycle proceeding and following a valid transition.

Note that the applicable AC-levels for Address/command and DQ's might be different per speed-bin etc. E.g. if  $V_{IH150}(AC) / V_{IL150}(AC)$  is used for Address/command signals, then these AC-levels apply also for the single-ended components of differential CK and  $\overline{CK}$ .

#### Figure 5 - Single-ended requirement for differential signals



Note that while Address/command and DQ signal requirements are with respect to  $V_{REF}$ , the single-ended components of differential signals have a requirement with respect to  $V_{DD}/2$ ; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time.

For single- ended components of differential signals the requirement to reach V<sub>SEL</sub> max, V<sub>SEH</sub> min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Symbol	Parameter	Min	Мах	Units	Notes
V <sub>SEH</sub>	Single-ended high-level for strobes	(V <sub>DD</sub> /2) + 0.175	NOTE 3	V	1,2
	Single-ended high-level for CK, CK	(V <sub>DD</sub> /2) + 0.175	NOTE 3	V	1,2
V <sub>SEL</sub>	Single-ended low-level for strobes	NOTE 3	(V <sub>DD</sub> /2) - 0.175	V	1,2
	Single-ended low-level for CK, CK	NOTE 3	(V <sub>DD</sub> /2) - 0.175	V	1,2

#### Table 16 - Single-ended levels for CK, DQS, CK, DQS

Notes:

1. For CK, CK use VIH/VIL(AC) of address/command; for strobes (DQS, DQS) use VIH/VIL(AC) of DQs.

2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for address/command is based on VREFCA; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.


3. These values are not defined, however the single-ended components of differential signals CK, CK, DQS, DQS need to be within the respective limits (VIH(DC) max,VIL(DC) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specifications".

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross



point voltage of differential input signals (CK, CK and DQS, DQS) must meet the requirements in below table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signal to the mid level between of VDD and VSS.

#### Figure 6 - VIX Definition



## 5.2 Differential Input Cross Point Voltage

#### Table 17 - Cross point voltage for differential input signals ( CK, DQS ): 1.35V

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX</sub>	Differential Input Cross Point Voltage relative to $V_{\text{DD}}/2$ for CK, CK	-150	150	mV	1
V <sub>IX</sub>	Differential Input Cross Point Voltage relative to $V_{\text{DD}}/2$ for DQS, DQS	-150	150	mV	

Notes:

#### 1. The relation between VIX Min/Max and VSEL/VSEH should satisfy following.

(VDD/2) + VIX(Min) - VSEL >= 25mV

VSEH - ((VDD/2) + VIX(Max)) >= 25mV

#### Table 18 - Cross point voltage for differential input signals (CK, DQS ): 1.5V

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX</sub>	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for CK, CK		150	mV	
VIX		-175	175	mV	1
V <sub>IX</sub>	Differential Input Cross Point Voltage relative to $V_{\text{DD}}/2$ for DQS, DQS	-150	150	mV	

Notes:

1. Extended range for V<sub>IX</sub> is only allowed for clock and if single-ended clock input signals CK and CK are mono- tonic, have a single-ended swing V<sub>SEL</sub> / V<sub>SEH</sub> of at least V<sub>DD</sub>/2 +/- 250 mV, and the differential slew rate of CK- CK is larger than 3 V/ns. Refer to the table of Cross point voltage for differential input signals (CK, DQS) for V<sub>SEL</sub> and V<sub>SEH</sub> standard values.

#### 5.2.1 Slew Rate Definitions for Differential Input Signals


#### Table 19 - Differential input slew rate definition

Description	Meas	sured	Defined by
	From	То	-
Differential input slew rate for rising edge ( CK-CK and DQS-DQS )			
Differential input slew rate for falling edge (CK-CK and DQS- DQS)	VIHdiff (min)	VILdiff (max)	<u>VIHdiff (min) - VILdiff (max)</u> Delta TFdiff

Note: The differential signal (i.e. CK-CK) and DQS-DQS) must be linear between these thresholds.



#### Figure 7 - Differential Input Slew Rate definition for DQS, DQS and CK, CK



#### 5.2.2 Single-ended AC & DC Output Levels

#### Table 20 - Single-ended AC & DC Output Levels

Symbol	Parameter	DDR3L-1333/ 1600/1866	Units	Notes
V <sub>OH</sub> (DC)	DC output high measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
V <sub>OM</sub> (DC)	DC output mid measurement level (for IV curve linearity)	$0.5 \text{ x V}_{\text{DDQ}}$	V	
V <sub>OL</sub> (DC)	DC output low measurement level (for IV curve linearity)	$0.2 \text{ x V}_{\text{DDQ}}$	V	
V <sub>OH</sub> (AC)	AC output high measurement level (for output SR)	$V_{TT}$ + 0.1 x $V_{DDQ}$	V	1
V <sub>OL</sub> (AC)	AC output low measurement level (for output SR)	$V_{TT}$ - 0.1 x $V_{DDQ}$	V	1

Notes:

The swing of +/-0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of  $40\Omega$  and an effective test load of  $25\Omega$  to VTT=VDDQ/2.

### 5.2.3 Differential AC & DC Output Levels

#### Table 21 - Differential AC & DC Output Levels

Symbol	Parameter	DDR3L-1333/ 1600/1866	Units	Notes
V <sub>OHdiff</sub> (AC)	AC differential output high measurement level (for output SR)	+0.2 x $V_{DDQ}$	V	1
V <sub>OLdiff</sub> (AC)	AC differential output low measurement level (for output SR)	-0.2 x V <sub>DDQ</sub>	V	1

Notes:

1. The swing of +/-0.2xV<sub>DDQ</sub> is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to V<sub>TT</sub>=V<sub>DDQ</sub>/2 at each of the differential outputs.

#### 5.2.4 Single-ended Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC)$  and  $V_{OH}(AC)$  for single ended signals.

#### Table 22 - Single-ended Output Slew Rate

Description	Meas	sured	Defined by
Description	From	То	Defined by
Single ended output slew rate for rising edge	V <sub>OL</sub> (AC)	V <sub>OH</sub> (AC)	<u>V<sub>OH</sub>(AC)-V<sub>OL</sub>(AC)</u> Delta TRse
Single ended output slew rate for falling edge	V <sub>OH</sub> (AC)	V <sub>OL</sub> (AC)	<u>V<sub>OH</sub>(AC)-V<sub>OL</sub>(AC)</u> Delta TFse

Note: Output slew rate is verified by design and characterization, and may not be subject to production test.

#### Figure 8 - Single-ended Output Slew Rate definition



#### Table 23 - Single ended output slew rate

Parameter Sy	Symbol	Voltaga	DDR3	L-1333	DDR3	1600	DDR3	L-1866	Units
		ol Voltage	Min	Max	Min	Max	Min	Max	Units
Single ended	SRQse	1.35V	1.75	5(1)	1.75	5(1)	1.75	5(1)	V/ns
output slew rate	SKQSe	1.5V	2.5	5	2.5	5	2.5	5	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

For Ron = RZQ/7 setting

Notes:

(1) In two cased, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.

- Case\_1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low of low to high) while all remaining DQ signals in

the same byte lane are static (i.e they stay at either high or low).

- Case\_2 is defined for a single DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining

DQ signal switching into the opposite direction, the regular maxi- mum limit of 5 V/ns applies.

#### 5.2.5 Differential Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between Voldiff(AC) and Voldiff(AC) for differential signals.

#### **Table 24 - Differential Output Slew Rate**

Description	Meas	sured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V <sub>OLdiff</sub> (AC)	V <sub>OHdiff</sub> (AC)	V <sub>OHdiff</sub> (AC)-V <sub>OLdiff</sub> (AC)Delta TRdiff
Differential output slew rate for falling edge	V <sub>OHdiff</sub> (AC)	V <sub>OLdiff</sub> (AC)	V <sub>OHdiff</sub> (AC)-V <sub>OLdiff</sub> (AC))Delta TFdiff

Note: Output slew rate is verified by design and characterization, and may not be subject to production test.

#### Figure 9 - Differential Output Slew Rate definition



#### Table 25 - Differential output slew rate

Parameter Symbol	Voltage	DDR3	1333	DDR3	L-1600	DDR3	1866	Units	
	Symbol	Joi Vollage	Min	Max	Min	Max	Min	Max	Units
Differential output	Differential output slew rate SRQdiff	1.35V	3.5	12	3.5	12	3.5	12	V/ns
slew rate		1.5V	5	10	5	10	5	12	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

For Ron = RZQ/7 setting


#### Reference Load for AC Timing and Output Slew Rate 6

Figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester.

System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

#### Figure 10 - Reference Load for AC Timing and Output Slew Rate






# 6.1 Overshoot and Undershoot Specification

#### Table 26 - Address and Control Overshoot and Undershoot specifications

Parameter		Unit		
Parameter	DDR3L-1333	DDR3L-1600	DDR3L-1866	Unit
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	V
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V	V
Maximum overshoot area above $V_{\mbox{\scriptsize DD}}$	0.4V-ns	0.33V-ns	0.28V-ns	V-ns
Maximum undershoot area below $V_{SS}$	0.4V-ns	0.33V-ns	0.28V-ns	V-ns


#### Figure 11 - Address and Control Overshoot and Undershoot Definition



#### Table 27 - Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Peremeter		Unit			
Parameter	DDR3L-1333	DDR3L-1600	DDR3L-1866	Unit	
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	V	
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V	V	
Maximum overshoot area above $V_{\mbox{\scriptsize DD}}$	0.15V-ns	0.13V-ns	0.11V-ns	V-ns	
Maximum undershoot area below $V_{SS}$	0.15V-ns	0.13V-ns	0.11V-ns	V-ns	

#### Figure 12 - Clock, Data, Strobe, Mask Overshoot and Undershoot Definition





 $V_{DD}$ ,  $V_{DDQ} = 1.35V$  (1.283V to 1.45V)

Conditions	Symbol	Data rate	I <sub>DD</sub> max	Unit
		(Mbps)	X16	
<b>Operating One Bank Active-Precharge Current;</b> CKE: High; Exter <u>nal</u> clock: On; $t_{CK}$ , nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; CS: High between ACT and PRE; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	lodo	1866 1600	98 94	mA
<b>Operating One Bank Active-Read-Precharge Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD1</sub>	1866 1600	128 122	mA
<b>Precharge Power-Down Current Slow Exit</b> : <u>C</u> KE: Low; External clock: On;t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Slow Exit	I <sub>DD2P0</sub>	1866 1600	16 16	mA
<b>Precharge Power-Down Current Fast Exit<u>;</u> CKE: Low; External clock:</b> On;t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit Precharge Power Down Mode: Fast Exit	I <sub>DD2P1</sub>	1866 1600	32 28	mA
<b>Precharge Standby Current</b> ; <u>CKE</u> : High; External clock: On; $t_{CK}$ , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD2N</sub>	1866 1600	52 48	mA
<b>Precharge Standby ODT Current;</b> <u>CK</u> E: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; CS : stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: toggling	I <sub>DD2NT</sub>	1866 1600	60 56	mA
<b>Precharge Quiet Standby Current;</b> <u>CK</u> E: High; External clock: On; $t_{CK}$ , CL:see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOAT- ING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	Idd2q	1866 1600	52 48	mA
Active Power-Down Current; <u>CKE</u> : Low; External clock: On; $t_{CK}$ , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3P</sub>	1866 1600	56 52	mA
Active Standby Current; CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3N</sub>	1866 1600	64 60	mA



Conditions	Symbol	Data rate	IDD max	Unit
Conditions	Gymbol	(Mbps)	X16	onne
<b>Operating Burst Read Current;</b> C <u>KE:</u> High; External clock: On; $t_{CK}$ , CL: see timing used table; BL: 8; AL: 0; CS: High between RD; Command, Address: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD4R</sub>	1866 1600	210 190	mA
<b>Operating Burst Write Current;</b> C <u>KE:</u> High; External clock: On; $t_{CK}$ , CL: see timing used table; BL: 8; AL: 0; CS: High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	I <sub>DD4W</sub>	1866 1600	360 350	mA
<b>Burst Refresh Current;</b> CKE: <u>High</u> ; External clock: On; t <sub>CK</sub> , CL, nRFC: see timing used table; BL: 8; AL: 0; CS : High between REF;Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD5B</sub>	1866 1600	484 470	mA
Self Refresh Current: Normal Temperature Range; Tcase: 0-85°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; Exter <u>nal</u> clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I <sub>DD6</sub>	1866 1600	24 24	mA
Self Refresh Current: Extended Temperature Range; Tcase: 0-95°C; Auto Self-Re- fresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Extended; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self- Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I <sub>dd6et</sub>	1866 1600	32 32	mA
<b>Operating Bank Interleave Read Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , nR <u>C</u> , nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; CS: High be- tween ACT and RDA; Command, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD7</sub>	1866 1600	280 260	mA
<b>RESET Low Current:</b> <u>R</u> ESET: Low; External clock: off; CK and CK : LOW; CKE: FLOAT- ING; CS , Command, Address, Data IO: FLOATING; ODT Signal : FLOATING	I <sub>DD8</sub>	1866 1600	20 20	mA

Notes:

1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B.

2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B.

3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit.

4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature.

5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range.

6) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM.

7) Read Burst type: Nibble Sequential, set MR0 A[3]=0B.



#### Table 28 - Timing used for IDD and IDDQ Measured - Loop Patterns

S	speed	DDR3L-1333	DDR3L-1600	DDR3L-1866	1124
CL-n	RCD-nRP	9-9-9	11-11-11	13-13-13	Unit
to	<sub>ск</sub> (min)	1.5	1.25	1.07	ns
	CL	9	11	13	nCK
r	nRCD	9	11	13	nCK
	nRC	33	33 39 45		nCK
	nRAS	24	28	32	nCK
	nRP	9	11 13		nCK
nFAW	1KB page size	20	24	26	nCK
	2KB page size	30	32	33	nCK
nRRD	1KB page size	4	5	5	nCK
2KB page size		5	6	6	nCK
	nRFC	200	240	280	nCK

#### Table 29 - DDR3L-1333 Speed Bins

	Spe	ed Bin		DDR3	L-1333		
	CL-nR	CD-nRP		9-9	9-9	Unit	Notes
	Parameter		Symbol	Min	Max		
Internal rea	Internal read command to first data		t <sub>AA</sub>	13.5 (13.125)	20	ns	5,10
Active to	read or write de	elay time	t <sub>RCD</sub>	13.5 (13.125)	-	ns	5,10
Precha	rge command	period	t <sub>RP</sub>	13.5 (13.125)	-	ns	5,10
Active to active	e/auto-refresh c	command time	t <sub>RC</sub>	49.5 (49.125)	-	ns	5,10
Active to pr	echarge comm	and period	t <sub>RAS</sub>	36	9 * t <sub>REFI</sub>	ns	9
CL = 5		CWL = 5	t <sub>ск</sub> (avg)	3.0	3.3	ns	1,2,3,6
	UL = 5	CWL = 6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	t <sub>ск</sub> (avg)	2.5	3.3	ns	1,2,3,6
		CWL = 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 6	t <sub>ск</sub> (avg)	1.875	< 2.5	ns	1,2,3,6
Average Clock Cycle Time		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 8	CWL = 6	t <sub>ск</sub> (avg)	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 5, 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 7	t <sub>ск</sub> (avg)	1.5	< 1.875	ns	1,2,3
	01 40	CWL = 5, 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 10	CWL = 7	t <sub>ск</sub> (avg)	1.5	< 1.875	ns	1,2,3
	Supporte	d CL setting		5, 6, 7,	8, 9, 10	nCK	
	Supported	I CWL setting		5, 0	6, 7	nCK	



#### Table 30 - DDR3L-1600 Speed Bins

	Spe	ed Bin		DDR3	L-1600			
	CL-nR	CD-nRP		11-1	1-11	Unit	Notes	
	Parameter		Symbol	Min	Max			
Internal re	Internal read command to first data			13.75 (13.125)	20	ns	5,10	
Active to	read or write de	elay time	t <sub>RCD</sub>	13.75 (13.125)	-	ns	5,10	
Precha	irge command i	period	t <sub>RP</sub>	13.75 (13.125)	-	ns	5,10	
Active to active	e/auto-refresh c	ommand time	t <sub>RC</sub>	48.75 (48.125)	-	ns	5,10	
Active to pr	echarge comm	and period	t <sub>RAS</sub>	(48.125)	9 * t <sub>REFI</sub>	ns	9	
		CWL = 5	t <sub>ск</sub> (avg)	3.0	3.3	ns	1,2,3,7	
	CL = 5	CWL = 6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 5	t <sub>ск</sub> (avg)	2.5	3.3	ns	1,2,3,7	
	CL = 6	CWL = 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 7		CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 6	t <sub>ск</sub> (avg)	1.875	< 2.5	ns	1,2,3,7	
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
Average Clock		CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
Cycle Time	CL = 8	CWL = 6	t <sub>ск</sub> (avg)	1.875	< 2.5	ns	1,2,3,7	
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 5, 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 9	CWL = 7	t <sub>ск</sub> (avg)	1.5	1.875	ns	1,2,3,7	
		CWL = 5, 6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 10	CWL = 7	t <sub>ск</sub> (avg)	1.5	1.875	ns	1,2,3,7	
		CWL = 8	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 11	CWL = 5, 6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 8	t <sub>ск</sub> (avg)	1.25	1.5	ns	1,2,3	
	Supporte	d CL setting		5, 6, 7, 8	, 9, 10, 11	nCK		
	Supported	CWL setting		5, 6	, 7, 8	nCK		



#### Table 31 - DDR3L-1866 Speed Bins

Speed Bin				DDR3L-1866		Unit	Notes
CL-nRCD-nRP				13-13-13			
Parameter			Symbol	Min	Мах		
Internal read command to first data			t <sub>AA</sub>	13.91 (13.125)	20	ns	5,1
Active to read or write delay time			t <sub>RCD</sub>	13.91 (13.125)	-	ns	5,11
Precharge command period			t <sub>RP</sub>	13.91 (13.125)	-	ns	5,11
Active to active/auto-refresh command time		t <sub>RC</sub>	47.91 (47.125)	-	ns	5,11	
Active to precharge command period			t <sub>RAS</sub>	34	9 * t <sub>REFI</sub>	ns	9
	CL = 5	CWL = 5	t <sub>ск</sub> (avg)	3.0	3.3	ns	1,2,3,8
		CWL = 6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5	t <sub>ск</sub> (avg)	2.5	3.3	ns	1,2,3,8
	CL = 6	CWL = 6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 6	t <sub>ск</sub> (avg)	1.875	2.5	ns	1,2,3,8
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	1,2,3,8
Average Clock Cycle Time	CL = 8	CWL = 5	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 6	t <sub>ск</sub> (avg)	1.875	2.5	ns	1,2,3,8
		CWL = 7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 5,6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 7	t <sub>ск</sub> (avg)	1.5	1.875	ns	1,2,3,8
	CL = 10	CWL = 5,6	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 7	t <sub>ск</sub> (avg)	1.5	1.875	ns	1,2,3,8
		CWL = 8	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 11	CWL = 5,6,7	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 8	t <sub>ск</sub> (avg)	1.25	1.5	ns	1,2,3,8
		CWL = 9	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 12	CWL = 5,6,7,8	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 9	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	01 40	CWL = 5,6,7,8	t <sub>ск</sub> (avg)	Reserved	Reserved	ns	4
	CL = 13	CWL = 9	t <sub>ск</sub> (avg)	1.07	1.25	ns	1,2,3
Supported CL setting         6, 7, 8, 9, 10					10, 11, 13	nCK	
Supported CWL setting				5, 6,	nCK		

Speed Bin Table Notes

1. The CL setting and CWL setting result in tck(avg) Min and tck(avg) Max requirements. When making a selection of tck(avg), both need to be fulfilled:Requirements from CL setting as well as requirements from CWL setting.

- 2. tck(avg) Min limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tck(avg) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tak [ns] / tck(avg) [ns], rounding up to the next "Supported CL".
- 3. tck(avg) Max limits: Calculate tck(avg) = tAA Max / CL Selected and round the resulting tck(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tck(avg) Max corresponding to CL selected.



- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 8. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 9. tREFI depends on operating case temperature (Tcase).
- 10. For devices supporting optional down binning to CL=7 and CL=9, taA/ tRCD/ tRPmin must be 13.125ns. SPD setting must be programmed to match. For example, DDR3-1333H devices supporting down binning to DDR3-1066F should program 13.125ns in SPD bytes for taAmin (byte16), tRCDmin (Byte18) and tRPmin (byte20). DDR3-1600K devices supporting down binning to DDR3-1333H or DDR3-1066F should program 13.125ns in SPD bytes for taAmin (byte16), tRCDmin (Byte18) and tRPmin (byte20). DDR3-1600K devices supporting down binning to DDR3-1066F should program 13.125ns in SPD bytes for tAAmin (byte16), tRCDmin (Byte18) and tRPmin (byte20). Once tRP (Byte20) is programmed to 13.125ns, tRC min (Byte21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36ns + 13.125ns) for DDR3-1333H and 48.125ns (tRASmin + tRPmin = 35ns + 13.125ns) for DDR3-1600K.
- For devices supporting optional down binning to CL=11, CL=9 and CL=7, taA/tRcD/tRPmin must be 13.125ns. SPD setting must be programmed to match. For example, DDR3-1866M devices supporting down binning to DDR3-1600K or DDR3-1333H or 1066F should program 13.125ns in SPD bytes for taAmin (byte 16), tRcDmin(byte18) and tRPmin (byte 20). Once tRP (byte 20) is programmed to 13.125ns, tRcmin (byte 21, 23) also should be programmed accordingly. For example, 47.125ns (tRASmin + tRPmin = 34ns+13.125ns).

# UnilC

# 8 AC Characteristics

_	Symbol	DD				
Parameter		Min	Max	Unit	Note	
Average clock cycle time	t <sub>ск</sub> (avg)	Please	Please refer Speed Bins			
Minimum clock cycle time (DLL-off mode)	t <sub>ск</sub> (DLL- off)	8	-	ns	6	
Average CK high level width	t <sub>сн</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)		
Average CK low level width	t <sub>CL</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)		
Active Bank A to Active Bank B command		6	-	ns		
period for 1KB page size	t <sub>RRD</sub>	4	-	nCK		
Active Bank A to Active Bank B command		7.5	-	ns		
period for 2KB page size	t <sub>RRD</sub>	4	-	nCK		
Four activate window for 1KB page size	t <sub>FAW</sub>	30	-	ns		
Four activate window for 2KB page size	t <sub>FAW</sub>	45	-	ns		
	1.35V					
Address and Control input hold time (V_IH/V_IL	t <sub>IH</sub> (base) DC90	150	-	ps	16	
(DC) levels)	1.5V					
t <sub>IH</sub> (base) DC100	140	-	ps	16		
	1.35V					
Address and Control input setup time (V <sub>IH</sub> /V <sub>IL</sub>	t <sub>IS</sub> (base) AC160	80	-	ps	16	
(AC) levels)	1.5V					
	t <sub>is</sub> (base) AC175	65	-	ps	16	
			1.35V			
Address and Control input setup time (V_IH/V_IL	t <sub>is</sub> (base) AC135	205	-	ps	16	
(AC) levels)	1.5V					
	t <sub>is</sub> (base) AC150	190	-	ps	16,24	
	1.35V					
DQ and DM input hold time (V_IH/V_IL (DC)	t <sub>DH</sub> (base) DC90	75	-	ps	17	
levels)	1.5V					
	t <sub>DH</sub> (base) DC100	65	-	ps	17	
			1.35V			
DQ and DM input setup time (V_IH/V_IL (AC)	t <sub>DS</sub> (base) AC160	-	-	ps	17	
levels)	1.5V					
	t <sub>DS</sub> (base) AC175	-	-	ps	17	



	Symbol	DDR3					
Parameter		Min	Мах	Unit	Note		
	1.35V						
DQ and DM input setup time ( $V_{IH}/V_{IL}$ (AC)	t <sub>DS</sub> (base) AC135	45	-	ps	17		
levels)	1.5V						
	t <sub>DS</sub> (base) AC150	30	-	ps	17		
Control and Address Input pulse width for each input	t <sub>IPW</sub>	620	-	ps	25		
DQ and DM Input pulse width for each input	t <sub>DIPW</sub>	400	-	ps	25		
DQ high impedance time	t <sub>HZ</sub> (DQ)	-	250	ps	13,14		
DQ low impedance time	t <sub>LZ</sub> (DQ)	-500	250	ps	13,14		
DQS, DQS high impedance time (RL +BL/2 reference)	t <sub>HZ</sub> (DQS)	-	250	ps	13,14		
DQS, DQS low impedance time (RL - 1 reference)	t <sub>LZ</sub> (DQS)	-500	250	ps	13,14		
DQS, DQS to DQ Skew, per group, per access	t <sub>DQSQ</sub>	-	125	ps	12,13		
CAS to CAS command delay	t <sub>CCD</sub>	4	-	nCK			
DQ output hold time from DQS, DQS	t <sub>QH</sub>	0.38	-	t <sub>ск</sub> (avg)	12,13		
DQS, DQS rising edge output access time from rising CK, CK	t <sub>DQSCK</sub>	-255	255	ps	12,13		
DQS latching rising transitions to associated clock edges	t <sub>DQSS</sub>	-0.25	0.25	t <sub>ск</sub> (avg)			
DQS falling edge hold time from rising CK, CK	t <sub>DSH</sub>	0.2	-	t <sub>ск</sub> (avg)	29		
DQS falling edge setup time to rising CK, CK	t <sub>DSS</sub>	0.2	-	t <sub>ск</sub> (avg)	29		
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	t <sub>ск</sub> (avg)	27,28		
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	t <sub>ск</sub> (avg)	26,28		
DQS output high time	t <sub>QSH</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13		
DQS output low time	t <sub>QSL</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13		
Mode register set command cycle time	t <sub>MRD</sub>	4	-	nCK			
Mada and internet and an end of the data	t <sub>MOD</sub>	15	-	ns			
Mode register set command update delay		12	-	nCK			
Read preamble time	t <sub>RPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	13,19		
Read postamble time	t <sub>RPST</sub>	0.3	-	t <sub>ск</sub> (avg)	11,13		
Write preamble time	t <sub>WPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	1		
Write postamble time	t <sub>WPST</sub>	0.3	-	t <sub>ск</sub> (avg)	1		
Write recovery time	t <sub>WR</sub>	15	-	ns			
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)	WR + roundup [t <sub>RP</sub> / t <sub>CK</sub> (avg)]		nCK			



Decomptor		DDR3	DDR3L-1333		Nete
Parameter	Symbol	Min	Мах	Unit	Note
Multi-purpose register recovery time	t <sub>MPRR</sub>	1	-	nCK	22
		7.5	-	ns	18
Internal write to read command delay	t <sub>WTR</sub>	4	-	nCK	18
		7.5	-	ns	
Internal read to precharge command delay	t <sub>RTP</sub>	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>CKESR</sub>	t <sub>cĸe</sub> (min) +1nCK	-		
Valid clock requirement after Self- refresh		10	-	ns	
entry or Power-down entry	t <sub>CKSRE</sub>	5	-	nCK	
Valid clock requirement before Self- refresh		10	-	ns	
exit or Power-down exit	t <sub>CKSRX</sub>	5	-	nCK	
Exit Self-refresh to commands not requiring a		t <sub>RFC</sub> (min) +10	-	ns	
locked DLL	t <sub>xs</sub>	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>XSDLL</sub>	t <sub>DLLK</sub> (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	300	-	ns	
		-	7.8	μs	33
Average periodic refresh interval	t <sub>REFI</sub>	-	3.9	μs	34
		5.625	-	ns	
CKE minimum high and low pulse width	t <sub>CKE</sub>	3	-	nCK	
Exit reset from CKE high to a valid command		t <sub>RFC</sub> (min) +10	-	ns	
Exit reset from CKE high to a valid command	t <sub>XPR</sub>	5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	nCK	
Power-down entry to exit time	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen		24	-	ns	2
to commands requiring a locked DLL	t <sub>XPDLL</sub>	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with		6	-	ns	
DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	1	-	nCK	
Timing of ACT command to Power-down entry	<b>t</b> ACTPDEN	1	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDN</sub>	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wRPDEN</sub> (min)	WL + 4 + [t	<sub>wr</sub> /t <sub>ck</sub> (avg)]	nCK	9



		DDR3L-1333			
Parameter	Symbol	Min	Мах	Unit	Note
Timing of WR command to Power-down entry (BC4MRS)	t <sub>wRPDEN</sub> (min)	WL + 2 + [t	<sub>wr</sub> /t <sub>ск</sub> (avg)]	nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	twrapden	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>WRAPDEN</sub>	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t <sub>REFPDEN</sub>	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>MRSPDEN</sub>	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-250	250	ps	7
Asynchronous RTT turn-on delay (Power- down with DLL frozen)	t <sub>aonpd</sub>	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t <sub>AOF</sub>	0.3	0.7	t <sub>ск</sub> (avg)	8
Asynchronous RTT turn-off delay (Power- down with DLL frozen)	t <sub>AOFPD</sub>	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	t <sub>ск</sub> (avg)	
Power-up and reset calibration time	t <sub>ZQinit</sub>	512	-	nCK	
Normal operation full calibration time	t <sub>ZQoper</sub>	256	-	nCK	
Normal operation short calibration time	tzacs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t <sub>WLMRD</sub>	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	twldqsen	25	-	nCK	3
Write leveling setup time <u>from</u> rising CK, CK crossing to rising DQS, DQS crossing	t <sub>wLS</sub>	195	-	ps	
Write leveling hold tim <u>e fro</u> m rising DQS, DQS crossing to rising CK, CK crossing	t <sub>wLH</sub>	195	-	ps	
Write leveling output delay	t <sub>WLO</sub>	0	9	ns	
Write leveling output error	t <sub>WLOE</sub>	0	2	ns	
Absolute clock period	t <sub>ск</sub> (abs)	t <sub>ск</sub> (avg)min + t <sub>JIT</sub> (per)min	t <sub>ск</sub> (avg)max + t <sub>JIT</sub> (per)max	ps	
Absolute clock high pulse width	t <sub>CH</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	30
Absolute clock low pulse width	t <sub>CL</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	31
Clock period jitter	t <sub>JIT</sub> (per)	-80	80	ps	
Clock period jitter during DLL locking period	t <sub>JIT</sub> (per,lck)	-70	70	ps	
Cycle to cycle period jitter	t <sub>JIT</sub> (cc)	-	160	ps	

们 UnilC

Parameter	Sympol	DDR3I	L-1333	Unit	Note
Parameter	Symbol	Min	Мах	Unit	Note
Cycle to cycle period jitter during DLL locking period	t <sub>JIT</sub> (cc,lck)	-	140	ps	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	-118	118	ps	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	-140	140	ps	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	-155	155	ps	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per)	-168	168	ps	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	-177	177	ps	
Cumulative error across 7 cycles	t <sub>err</sub> (7per)	-186	186	ps	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	-193	193	ps	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	-200	200	ps	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	-205	205	ps	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	-210	210	ps	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	-215	215	ps	
Cumulative error across n = 13,14,49,50 cycles	t <sub>ERR</sub> (nper)	$t_{ERR}(nper)min = (1 + 0)$ $t_{ERR}(np)$ $= (1 + 0.68ln(r)$		ps	32



		DDI	R3L-1600			
Parameter	Symbol	Min	Мах	Unit	Note	
Average clock cycle time	t <sub>ск</sub> (avg)	Please re	efer Speed Bins	ps		
Minimum clock cycle time (DLL-off mode)	t <sub>ск</sub> (DLL- off)	8	-	ns	6	
Average CK high level width	t <sub>сн</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)		
Average CK low level width	t <sub>cL</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)		
Active Bank A to Active Bank B command		6	-	ns		
period for 1KB page size	t <sub>RRD</sub>	4	-	nCK		
Active Bank A to Active Bank B command		7.5	-	ns		
period for 2KB page size	t <sub>RRD</sub>	4	-	nCK		
Four activate window for 1KB page size	t <sub>FAW</sub>	30	-	ns		
Four activate window for 2KB page size	t <sub>FAW</sub>	40	-	ns		
			1.35V			
Address and Control input hold time $(V_{IH}/V_{IL}$	t <sub>ıH</sub> (base) DC90	130	-	ps	16	
(DC) levels)			1.5V	t <sub>CK</sub> (avg) t <sub>CK</sub> (avg) ns nCK ns nCK ns nS nS		
	t <sub>IH</sub> (base) DC100	120	-	ps	16	
	1.35V					
Address and Control input setup time (V_IH/V_IL	t <sub>IS</sub> (base) AC160	60	-	ps	16	
(AC) levels)			1.5V	tck(avg) tck(avg) ns nCK ns nCK ns nS nS ys ps ys ys ps ps		
	t <sub>is</sub> (base)	45	_		16	
	AC175		1.35V			
	t <sub>is</sub> (base)		1.55V	- ps - ps - ps - ps - ps		
Address and Control input setup time $(V_{IH}/V_{IL})$	AC135	185	-	ps	16	
(AC) levels)			1.5V			
	t <sub>is</sub> (base) AC150	170	-	ps	16,24	
			1.35V	nsnCKnsnCKnsnSps		
DQ and DM input hold time (V <sub>IH</sub> /V <sub>IL</sub> (DC)	t <sub>DH</sub> (base) DC90	55	-	ps	17	
levels)	0030		1.5V			
	t <sub>DH</sub> (base) DC100	45	-	ps	17	
	20100		1.35V		I	
	t <sub>DS</sub> (base)				47	
DQ and DM input setup time (V_IH/V_IL (AC) levels)	AC160	-	-	ps	17	
101010/			1.5V		r	
	t <sub>DS</sub> (base) AC175	-	-	ps	17	



Devenueter		DDR3	3L-1600		
Parameter	Symbol	Min	Max	Unit	Note
			1.35V	I	
	t <sub>DS</sub> (base)				
DQ and DM input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC) levels)	AC135	25	-	ps	17
	t <sub>DS</sub> (base)	r	1.5V		1
	AC150	10	-	ps	17
Control and Address Input pulse width for each input	t <sub>IPW</sub>	560	-	ps	25
DQ and DM Input pulse width for each input	t <sub>DIPW</sub>	360	_	ps	25
DQ high impedance time	t <sub>HZ</sub> (DQ)	-	225	ps	13,14
DQ low impedance time	t <sub>LZ</sub> (DQ)	-450	225	ps	13,14
DQS, DQS high impedance time (RL +BL/2 reference)	t <sub>HZ</sub> (DQS)	_	225	ps	13,14
DQS, DQS low impedance time (RL -1	. ,				
reference)	$t_{\text{LZ}}(\text{DQS})$	-450	225	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t <sub>DQSQ</sub>	-	100	ps	12,13
CAS to CAS command delay	t <sub>CCD</sub>	4	-	nCK	
DQ output hold time from DQS, DQS	t <sub>QH</sub>	0.38	-	t <sub>ск</sub> (avg)	12,13
DQS, DQS rising edge output access time	+	-225	225		10.10
from rising CK, CK DQS latching rising transitions to associated	t <sub>DQSCK</sub>	-225	225	ps	12,13
clock edges	t <sub>DQSS</sub>	-0.27	0.27	t <sub>ск</sub> (avg)	
DQS falling edge hold time from rising CK,	t <sub>DSH</sub>	0.18	-	t <sub>ск</sub> (avg)	29
DQS falling edge setup time to rising CK, $\overline{CK}$	t <sub>DSS</sub>	0.18	-	t <sub>ск</sub> (avg)	29
DQS input high pulse width	$t_{\text{DQSH}}$	0.45	0.55	t <sub>ск</sub> (avg)	27,28
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	t <sub>ск</sub> (avg)	26,28
DQS output high time	t <sub>QSH</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13
DQS output low time	t <sub>QSL</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13
Mode register set command cycle time	t <sub>MRD</sub>	4	-	nCK	
		15	-	ns	
Mode register set command update delay	t <sub>MOD</sub>	12	-	nCK	
Read preamble time	t <sub>RPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	13,19
Read postamble time	t <sub>RPST</sub>	0.3	-	t <sub>ск</sub> (avg)	11,13
Write preamble time	t <sub>WPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	1
Write postamble time	t <sub>WPST</sub>	0.3	-	t <sub>ск</sub> (avg)	1
Write recovery time	t <sub>WR</sub>	15	-	ns	
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)	WR + roundu	ıp [t <sub>RP</sub> / t <sub>CK</sub> (avg)]	nCK	



Parameter	Symbol	DDR3	DDR3L-1600		Note
Falaneter	Symbol	Min	Мах	Unit	Note
Multi-purpose register recovery time	t <sub>MPRR</sub>	1	-	nCK	22
		7.5	-	ns	18
Internal write to read command delay	t <sub>WTR</sub>	4	-	nCK	18
		7.5	-	ns	
Internal read to precharge command delay	t <sub>RTP</sub>	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>CKESR</sub>	t <sub>ске</sub> (min) +1nCK	-		
Valid clock requirement after Self- refresh		10	-	ns	
entry or Power-down entry	t <sub>CKSRE</sub>	5	-	nCK	
Valid clock requirement before Self- refresh		10	-	ns	
exit or Power-down exit	t <sub>CKSRX</sub>	5	_	nCK	
Exit Self-refresh to commands not requiring	tvo	t <sub>RFC</sub> (min) +10	-	ns	
a locked DLL	t <sub>xs</sub> -	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>XSDLL</sub>	t <sub>DLLK</sub> (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	300	-	ns	
A		-	7.8	μs	33
Average periodic refresh interval	t <sub>REFI</sub> -	-	3.9	μs	34
		5	-	ns	
CKE minimum high and low pulse width	t <sub>CKE</sub> -	3	-	nCK	
Exit reset from CKE high to a valid		t <sub>RFC</sub> (min) +10	-	ns	
command	t <sub>xPR</sub> -	5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	nCK	
Power-down entry to exit time	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen		24	-	ns	2
to commands requiring a locked DLL	t <sub>XPDLL</sub>	10	-	nCK	2
Exit power-down with DLL on to any valid		6	-	ns	
command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	1	-	nCK	
Timing of ACT command to Power-down entry	t <sub>ACTPDEN</sub>	1	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDEN</sub>	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wrPDEN</sub> (min)	WL + 4 + [t	t <sub>wR</sub> /t <sub>CK</sub> (avg)]	nCK	9



Devenuetor		DDR3	L-1600		
Parameter	Symbol	Min	Мах	Unit	Note
Timing of WR command to Power-down entry (BC4MRS)	t <sub>wRPDEN</sub> (min)	WL + 2 + [t	<sub>wr</sub> /t <sub>ck</sub> (avg)]	nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wrapden</sub>	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>wrapden</sub>	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t <sub>refpden</sub>	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>MRSPDEN</sub>	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-225	225	ps	7
Asynchronous RTT turn-on delay (Power- down with DLL frozen)	t <sub>AONPD</sub>	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t <sub>AOF</sub>	0.3	0.7	t <sub>ск</sub> (avg)	8
Asynchronous RTT turn-off delay (Power- down with DLL frozen)	t <sub>AOFPD</sub>	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	t <sub>ск</sub> (avg)	
Power-up and reset calibration time	t <sub>ZQinit</sub>	512	-	nCK	
Normal operation full calibration time	t <sub>ZQoper</sub>	256	-	nCK	
Normal operation short calibration time	tzqcs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t <sub>WLMRD</sub>	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	t <sub>WLDQSEN</sub>	25	-	nCK	3
Write leveling setup time <u>from</u> rising CK, CK crossing to rising DQS, DQS crossing	t <sub>wLS</sub>	165	-	ps	
Write leveling hold tim <u>e fro</u> m rising DQS, DQS crossing to rising CK, CK crossing	t <sub>WLH</sub>	165	-	ps	
Write leveling output delay	t <sub>wLO</sub>	0	7.5	ns	
Write leveling output error	t <sub>WLOE</sub>	0	2	ns	
Absolute clock period	t <sub>ск</sub> (abs)	t <sub>ск</sub> (avg)min + t <sub>лт</sub> (per)min	t <sub>ск</sub> (avg)max + t <sub>лг</sub> (per)max	ps	
Absolute clock high pulse width	t <sub>CH</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	30
Absolute clock low pulse width	t <sub>c∟</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	31
Clock period jitter	t <sub>JIT</sub> (per)	-70	70	ps	
Clock period jitter during DLL locking period	t <sub>JIT</sub> (per,Ick)	-60	60	ps	
Cycle to cycle period jitter	t <sub>JIT</sub> (cc)	-	140	ps	

们 UnilC

Barrandar	0h.el	DDR3L-1600		11-16	Nata
Parameter	Symbol	Min	Мах	Unit	Note
Cycle to cycle period jitter during DLL locking period	t <sub>JIT</sub> (cc,lck)	-	120	ps	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	-103	103	ps	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	-122	122	ps	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	-136	136	ps	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per)	-147	147	ps	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	-155	155	ps	
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	-163	163	ps	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	-169	169	ps	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	-175	175	ps	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	-180	180	ps	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	-184	184	ps	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	-188	188	ps	
Cumulative error across n = 13,14,49,50 cycles	t <sub>err</sub> (nper)	t <sub>ERR</sub> (nper)min = (1 + 0.68ln(n))*t <sub>JIT</sub> (per)min t <sub>ERR</sub> (nper)max = (1 + 0.68ln(n))*t <sub>JIT</sub> (per)max		ps	32



Parameter	Sumbol	DD	DDR3L-1866		Noto		
Parameter	Symbol	Min	Max	Unit	Note		
Average clock cycle time	t <sub>ск</sub> (avg)	Please r	efer Speed Bins	ps			
Minimum clock cycle time (DLL-off mode)	t <sub>ск</sub> (DLL- off)	8	-	ns	6		
Average CK high level width	t <sub>сн</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)			
Average CK low level width	t <sub>cL</sub> (avg)	0.47	0.53	t <sub>ск</sub> (avg)			
Active Bank A to Active Bank B command		5	-	ns			
period for 1KB page size	t <sub>RRD</sub>	4	-	nCK			
Active Bank A to Active Bank B command		6	-	ns			
period for 2KB page size	t <sub>RRD</sub>	4	-	nCK			
Four activate window for 1KB page size	t <sub>FAW</sub>	27	-	ns			
Four activate window for 2KB page size	t <sub>FAW</sub>	35	-	ns			
			1.35V				
Address and Control input hold time (V_IH/V_IL	⊣(base) DC90	110	-	ps	16		
(DC) levels)	1.5V						
	t <sub>iH</sub> (base) DC100	100	-	ps	16		
			1.35V	·			
Address and Control input setup time (V_IH/V_IL	t <sub>is</sub> (base) AC125	150	-	ps	16		
(AC) levels)	1.5V						
	t <sub>IS</sub> (base) AC125	150	-	ps	16		
			1.35V				
Address and Control input setup time (V_IH/V_IL	t <sub>is</sub> (base) AC135	65	-	ps	16		
(AC) levels)	I		1.5V	ns         t <sub>CK</sub> (avg)         t <sub>CK</sub> (avg)         ns         ns         nS         nCK         ns         nCK         ns         nCK         ns         nS         nS         nS         ps         ps         ps         ps         ps         ps         ps         ps			
	t <sub>IS</sub> (base) AC150	65	-	ps	16,24		
			1.35V				
DQ and DM input setup time (V_IH/V_IL (DC)	t <sub>DH</sub> (base) DC90	75	-	ps	17		
levels)	2000		1.5V				
	t <sub>DH</sub> (base) DC100	70	-	ps	17		
			1.35V	I	1		
DQ and DM input setup time (V_{IH}/V_{IL} (AC)	t <sub>DS</sub> (base) AC130	70	-	ps	17		
levels)			1.5V	I	1		
ieveis)	t <sub>DS</sub> (base)				1		



Parameter		DDR3I	1866		
Parameter	Symbol	Min	Мах	– Unit	Note
Control and Address Input pulse width for each input	t <sub>IPW</sub>	535	-	ps	25
DQ and DM Input pulse width for each input	t <sub>DIPW</sub>	320	-	ps	25
DQ high impedance time	t <sub>HZ</sub> (DQ)	-	195	ps	13,14
DQ low impedance time	$t_{LZ}(DQ)$	-390	195	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t <sub>HZ</sub> (DQS)	-	195	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t <sub>∟Z</sub> (DQS)	-390	195	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t <sub>DQSQ</sub>	-	85	ps	12,13
CAS to CAS command delay	t <sub>CCD</sub>	4	-	nCK	
DQ output hold time from DQS, DQS	t <sub>QH</sub>	0.38	-	t <sub>ск</sub> (avg)	12,13
DQS, DQS rising edge output access time from rising CK, CK	t <sub>DQSCK</sub>	-195	195	ps	12,13
DQS latching rising transitions to associated clock edges	t <sub>DQSS</sub>	-0.27	0.27	t <sub>ск</sub> (avg)	
DQS falling edge hold time from rising CK, CK	t <sub>DSH</sub>	0.18	-	t <sub>ск</sub> (avg)	29
DQS falling edge setup time to rising CK, CK	t <sub>DSS</sub>	0.18	-	t <sub>ск</sub> (avg)	29
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	t <sub>ск</sub> (avg)	27,28
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	t <sub>ск</sub> (avg)	26,28
DQS output high time	t <sub>QSH</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13
DQS output low time	t <sub>QSL</sub>	0.40	-	t <sub>ск</sub> (avg)	12,13
Mode register set command cycle time	t <sub>MRD</sub>	4	-	nCK	
		15	-	ns	
Mode register set command update delay	t <sub>MOD</sub>	12	-	nCK	
Read preamble time	t <sub>RPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	13,19
Read postamble time	t <sub>RPST</sub>	0.3	-	t <sub>ск</sub> (avg)	11,13
Write preamble time	t <sub>WPRE</sub>	0.9	-	t <sub>ск</sub> (avg)	1
Write postamble time	t <sub>WPST</sub>	0.3	-	t <sub>ск</sub> (avg)	1
Write recovery time	t <sub>WR</sub>	15	-	ns	
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)	WR + roundup	[t <sub>RP</sub> / t <sub>CK</sub> (avg)]	nCK	
Multi-purpose register recovery time	t <sub>MPRR</sub>	1	-	nCK	22
Internal units to read some and delay		7.5	-	ns	18
Internal write to read command delay	t <sub>wrr</sub>	4	-	nCK	18
Internal read to procharge command delay	t	7.5	-	ns	
Internal read to precharge command delay	t <sub>RTP</sub>	4	-	nCK	



Parameter	Symbol	DDR3L-1866		Unit	Note
Farameter	Symbol	Min	Max	Unit	Note
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>CKSRE</sub>	t <sub>ске</sub> (min)+1nCK	-		
Valid clock requirement after Self- refresh		10	-	ns	
entry or Power-down entry	t <sub>CKSRE</sub>	5	-	nCK	
Valid clock requirement before Self- refresh		10	-	ns	
exit or Power-down exit	t <sub>CKSRX</sub>	5	-	nCK	
Exit Self-refresh to commands not requiring a		t <sub>RFC</sub> (min)+10	-	ns	
locked DLL	t <sub>xs</sub>	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>xSDLL</sub>	t <sub>DLLK</sub> (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	300	-	ns	
Average Periodic Refresh Interval 0°C < Tcase < +85°C	t <sub>REFI</sub>	-	7.8	μs	
Average Periodic Refresh Interval +85°C < Tcase < +105°C	t <sub>REFI</sub>	-	3.9	μs	
CKE minimum high and low pulse width		5	-	ns	
	t <sub>CKE</sub>	3	-	nCK	
		t <sub>RFC</sub> (min)+10	-	ns	
Exit reset from CKE high to a valid command	t <sub>XPR</sub>	5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	nCK	
Power-down entry to exit time	t <sub>PD</sub>	t <sub>ске</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen		24	-	ns	2
to commands requiring a locked DLL	t <sub>XPDLL</sub>	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with		6	-	ns	
DLL frozen to commands not requiring a locked DLL	t <sub>XP</sub>	3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	2	-	nCK	
Timing of ACT command to Power-down entry	t <sub>ACTPDEN</sub>	1	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDEN</sub>	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	<u> </u>	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>WRPDEN</sub> (min)	WL + 4 + [t <sub>v</sub>	<sub>vr</sub> /t <sub>ck</sub> (avg)]	nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t <sub>wRPDEN</sub> (min)	WL + 2 + [t <sub>v</sub>	<sub>wr</sub> /t <sub>ck</sub> (avg)]	nCK	9



Peremeter		DDR3	L-1866		
Parameter	Symbol	Min	Мах	Unit	Note
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wrpden</sub>	WL+4+WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>wrpden</sub>	WL+2+WR+1	-	nCK	10
Timing of REF command to Power-down entry	t <sub>REFPDEN</sub>	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>wrspden</sub>	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-195	195	ps	7
Asynchronous RTT turn-on delay (Power- down with DLL frozen)	t <sub>AONPD</sub>	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t <sub>AOF</sub>	0.3	0.7	t <sub>ск</sub> (avg)	8
Asynchronous RTT turn-off delay (Power- down with DLL frozen)	t <sub>AOFPD</sub>	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	t <sub>ск</sub> (avg)	
Power-up and reset calibration time	$\mathbf{t}_{ZQinit}$	512	-	nCK	
Normal operation full calibration time	t <sub>ZQoper</sub>	256	-	nCK	
Normal operation short calibration time	tzqcs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t <sub>wLMRD</sub>	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	+	25		nCK	3
Write leveling setup time from rising CK, CK	t <sub>WLDQSEN</sub>	25	-	IICK	3
crossing to rising DQS, DQS crossing	t <sub>WLS</sub>	140	-	ps	
Write leveling hold tim <u>e fro</u> m rising DQS,					
DQS crossing to rising CK, CK crossing	t <sub>WLH</sub>	140	-	ps	
Write leveling output delay	t <sub>WLO</sub>	0	7.5	ns	
Write leveling output error	t <sub>WLOE</sub>	0	2	ns	
Absolute clock period	t <sub>ск</sub> (abs)	t <sub>СК</sub> (avg)min + t <sub>JIT</sub> (per)min	t <sub>ск</sub> (avg)max + t <sub>JIT</sub> (per)max	ps	
Absolute clock high pulse width	t <sub>CH</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	30
Absolute clock low pulse width	t <sub>CL</sub> (abs)	0.43	-	t <sub>ск</sub> (avg)	31
Clock period jitter	t <sub>JIT</sub> (per)	-60	60	ps	
Clock period jitter during DLL locking period	t <sub>JIT</sub> (per,lck)	-50	50	ps	
Cycle to cycle period jitter	t <sub>JIT</sub> (cc)	-	120	ps	



Parameter	Symbol	DDR3L-1866			Nata
		Min	Max	Unit	Note
Cycle to cycle period jitter during DLL locking period	t <sub>JIT</sub> (cc,lck)	-	100	ps	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	-88	88	ps	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	-105	105	ps	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	-117	117	ps	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per)	-126	126	ps	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	-133	133	ps	
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	-139	139	ps	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	-145	145	ps	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	-150	150	ps	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	-154	154	ps	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	-158	158	ps	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	-161	161	ps	
Cumulative error across n = 13,14,49,50 cycles	t <sub>ERR</sub> (nper)	$t_{ERR}$ (nper)min = (1 + 0.68ln(n))* $t_{JIT}$ (per)min $t_{ERR}$ (nper)max = (1 + 0.68ln(n))* $t_{JIT}$ (per)max		ps	32

Notes for AC Electrical Characteristics

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rounded-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. ODT turn on time (min) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time (max) is when the ODT resistance is fully on. Both are measured from ODTLon.
- 8. ODT turn-off time (min) is when the device starts to turn-off ODT resistance. ODT turn-off time (max) is when the bus is in high impedance. Both aremeasured from ODTLoff.
- 9. twn is defined in ns, for calculation of twnPden it is necessary to round up twn / tok to the next integer.
- 10. WR in clock cycles as programmed in MR0.
- The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side.
   Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- Value is only valid for RON34.
   Single ended signal parameter. Refer to the section of tLz(DQS), tLz(DQ), tHz(DQS), tHz(DQ) Notes for definition and measurement method.
- 15. trefi depends on operating case temperature (Tcase).
- 16. tis(base) and tin(base) values are for 1V/ns command/addresss single-ended slew rate and 2V/ns CK, CK differential

slew rate, Note for DQ and DM signals,  $V_{REF}(DC) = V_{REFDQ}(DC)$ . For input only pins except RESET,  $V_{REF}(DC) = V_{REFCA}(DC)$ . See Address / Command Setup, Hold and Derating section.

- 17. tos(base) and toh(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, VREF(DC)= VREFDQ(DC). For input only pins except RESET, VREF(DC) = VREFCA(DC). See Data Setup, Hold and Slew Rate Derating section.
- Start of internal write transaction is defined as follows;
   For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
   For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL.
   For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL.
- 19. The maximum read preamble is bound by tLZDQs(min) on the left side and tDQSCK(max) on the right side.



20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.

- 21. Although CKE is allowed to be registered LOW after a REFRESH command once trefpden(min) is satisfied, there are cases where additional time such as txpdll(min) is also required.
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

#### ZQCorrection

(TSens x Tdriftrate) + (VSens x Vdriftrate)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

- 24. The tis(base) AC150 specifications are adjusted from the tis(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv 150 mV) / 1 V/ns].
- 25. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
- 26. tDQSL describes the instantaneous differential input low pulse width on DQS DQS, as measured from one falling edge to the next consecutive rising edge.
- 27. tDQSH describes the instantaneous differential input high pulse width on DQS DQS, as measured from one rising edge to the next consecutive falling edge.
- 28. tbqsh,act + tbqsL,act = 1 tck,act ; with txyz,act being the actual measured value of the respective timing parameter in the application.
- 29. tbsH,act + tbss,act = 1 tck,act ; with txyz,act being the actual measured value of the respective timing parameter in the application.
- 30. tcH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 31. tcL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 32. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- 33. Tcase  $\leq 85^{\circ}$  C.
- 34. Required for operation at Tcase >  $85^{\circ}$  C.



# List of Figures

Figure 1 - Simplified State Diagram	8
Figure 2 Voltage Ramp and Device Initialization	10
Figure 4 - VREF(DC) tolerance and VREF AC-Noise limits	21
Figure 5 - Definition of differential ac-swing and "time above ac level" Tdvac	22
Figure 6 - Single-ended requirement for differential signals	23
Figure 7 - VIX Definition	24
Figure 8 - Differential Input Slew Rate definition for DQS, DQS and CK, CK	25
Figure 9 - Single-ended Output Slew Rate definition	26
Figure 10 - Differential Output Slew Rate definition	27
Figure 11 - Reference Load for AC Timing and Output Slew Rate	27
Figure 12 - Address and Control Overshoot and Undershoot Definition	
Figure 13 - Clock, Data, Strobe, Mask Overshoot and Undershoot Definition	



Table 1 - Ordering Information for 8Gbit DDR3L Components	4
Table 2 - Address Table	4
Table 3 – Signal pin Description	7
Table 4 - Burst Length and Sequence	
Table 5 - Command Truth Table	
Table 6 - CKE Truth Table	
Table 7 - Absolute Maximum DC Ratings	
Table 8 - Operating Temperature Condition	
Table 9 - Recommended DC Operating Conditions	
Table 10 - Single-Ended AC and DC Input Levels for Command and Address (1.35V)	
Table 11 - Single-Ended AC and DC Input Levels for Command and Address (1.5V)	
Table 12 - Single-Ended AC and DC Input Levels for DQ and DM (1.35V)	
Table 13- Single-Ended AC and DC Input Levels for DQ and DM (1.35V)	
Table 14 - Differential AC and DC Input Levels (1.35V)	
Table 15 - Differential AC and DC Input Levels (1.5V)	
Table 16 - Single-ended levels for CK, DQS, CK, DQS.	
Table 17 - Cross point voltage for differential input signals ( CK, DQS ): 1.35V	24
Table 18 - Cross point voltage for differential input signals (CK, DQS ): 1.5V	
Table 19 - Differential input slew rate definition	
Table 20 - Single-ended AC & DC Output Levels	
Table 21 - Differential AC & DC Output Levels	
Table 22 - Single-ended Output Slew Rate	
Table 23 - Single ended output slew rate	
Table 24 - Differential Output Slew Rate	
Table 25 - Differential output slew rate	
Table 26 - Address and Control Overshoot and Undershoot specifications	
Table 27 - Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications	
Table 28 - Timing used for IDD and IDDQ Measured - Loop Patterns	
Table 29 - DDR3L-1333 Speed Bins	
Table 30 - DDR3L-1600 Speed Bins	
Table 31 - DDR3L-1866 Speed Bins	



Edition 2024-03 Published by Xi'an UniIC Semiconductors CO., Ltd.

Xi'an: 4th Floor, Building A, No. 38 Gaoxin 6th Road, Xian High-tech Industries Development Zone Xi'an, Shaanxi 710075, P. R. China Tel: +86-29-88318000 Fax: +86-29-88453299

info@unisemicon.com

© UnilC 2024. All Rights Reserved.

#### Legal Disclaimer

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNIIC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest UniIC Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UniIC Office.

UniIC Components may only be used in life-support devices or systems with the express written approval of UniIC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

www.unisemicon.com